Skip to content

feat: rv64 mul mulh divrem#2467

Open
876pol wants to merge 3 commits intorv64-branchfrom
rv64-mul-mulh-divrem
Open

feat: rv64 mul mulh divrem#2467
876pol wants to merge 3 commits intorv64-branchfrom
rv64-mul-mulh-divrem

Conversation

@876pol
Copy link
Contributor

@876pol 876pol commented Feb 27, 2026

Resolves INT-6319.

Summary:

  • mul, mulh, and divrem submodules of riscv have been ported from RV32 to RV64
    • All types/structs renamed from Rv32* to Rv64* (e.g., Rv32MultAdapterAirRv64MultAdapterAir, Rv32DivRemExecutorRv64DivRemExecutor)
    • Operand width changed from u32/4 bytes to u64/8 bytes throughout (registers, multiply/divide operations)
  • Rv64MultAdapter (shared by all three submodules) updated for RV64
  • Rv64M extension fully wired up in extension/mod.rs — executor enum, AIR registration, and chip creation all uncommented and updated (previously empty with impl_empty_executor! stub)
  • Uncommented mul, mulh, and divrem in lib.rs

@876pol 876pol marked this pull request as ready for review February 27, 2026 16:19
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant