Skip to content

SRF, GRR, PTL, LNL, ARL, MTL, ADL: Release event updates #362

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
edwarddavidbaker merged 7 commits into from
Feb 24, 2026
Merged

SRF, GRR, PTL, LNL, ARL, MTL, ADL: Release event updates #362

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
7 commits
Select commit Hold shift + click to select a range
6329364
ADL: Release v1.37 event files
edwarddavidbaker Feb 23, 2026
f0267f7
ARL: Release v1.16 event files
edwarddavidbaker Feb 23, 2026
8ada944
GRR: Release v1.11 event files
edwarddavidbaker Feb 23, 2026
d6755a3
LNL: Release v1.21 event files
edwarddavidbaker Feb 23, 2026
2eebd8e
MTL: Release v1.20 event files
edwarddavidbaker Feb 23, 2026
1f46fa2
PTL: Release v1.04 event files
edwarddavidbaker Feb 23, 2026
996baca
SRF: Release v1.15 event files
edwarddavidbaker Feb 23, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 4 additions & 4 deletions ADL/events/alderlake_goldencove_core.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.36",
"DatePublished": "11/17/2025",
"Version": "1.36",
"Copyright": "Copyright (c) 2001 - 2026 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.37",
"DatePublished": "01/13/2026",
"Version": "1.37",
"Legend": ""
},
"Events": [
Expand Down
16 changes: 8 additions & 8 deletions ADL/events/alderlake_gracemont_core.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,17 +1,17 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.36",
"DatePublished": "11/17/2025",
"Version": "1.36",
"Copyright": "Copyright (c) 2001 - 2026 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.37",
"DatePublished": "01/13/2026",
"Version": "1.37",
"Legend": ""
},
"Events": [
{
"EventCode": "0x00",
"UMask": "0x01",
"EventName": "INST_RETIRED.ANY",
"BriefDescription": "Counts the total number of instructions retired. (Fixed event)",
"BriefDescription": "Fixed Counter: Counts the total number of instructions retired.",
"PublicDescription": "Counts the total number of instructions that retired. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. This event continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses fixed counter 0.",
"Counter": "Fixed counter 0",
"PEBScounters": "32",
Expand All @@ -36,7 +36,7 @@
"EventCode": "0x00",
"UMask": "0x02",
"EventName": "CPU_CLK_UNHALTED.CORE",
"BriefDescription": "Counts the number of unhalted core clock cycles. (Fixed event)",
"BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.THREAD]",
"PublicDescription": "Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. The core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses fixed counter 1.",
"Counter": "Fixed counter 1",
"PEBScounters": "33",
Expand Down Expand Up @@ -86,7 +86,7 @@
"EventCode": "0x00",
"UMask": "0x03",
"EventName": "CPU_CLK_UNHALTED.REF_TSC",
"BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency. (Fixed event)",
"BriefDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles at TSC frequency.",
"PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses fixed counter 2.",
"Counter": "Fixed counter 2",
"PEBScounters": "34",
Expand Down Expand Up @@ -836,7 +836,7 @@
"EventCode": "0x3c",
"UMask": "0x00",
"EventName": "CPU_CLK_UNHALTED.CORE_P",
"BriefDescription": "Counts the number of unhalted core clock cycles.",
"BriefDescription": "Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.THREAD_P]",
"PublicDescription": "Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. The core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses a programmable general purpose performance counter.",
"Counter": "0,1,2,3,4,5",
"PEBScounters": "0,1,2,3,4,5",
Expand Down
8 changes: 4 additions & 4 deletions ADL/events/alderlake_uncore.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.36",
"DatePublished": "11/17/2025",
"Version": "1.36",
"Copyright": "Copyright (c) 2001 - 2026 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.37",
"DatePublished": "01/13/2026",
"Version": "1.37",
"Legend": ""
},
"Events": [
Expand Down
8 changes: 4 additions & 4 deletions ADL/events/alderlake_uncore_experimental.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.36",
"DatePublished": "11/17/2025",
"Version": "1.36",
"Copyright": "Copyright (c) 2001 - 2026 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for 12th and 13th Generation Intel(R) Core(TM) Processor - V1.37",
"DatePublished": "01/13/2026",
"Version": "1.37",
"Legend": ""
},
"Events": [
Expand Down
20 changes: 10 additions & 10 deletions ARL/events/arrowlake_crestmont_core.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Arrow Lake performance hybrid architecture - V1.15",
"DatePublished": "11/20/2025",
"Version": "1.15",
"Copyright": "Copyright (c) 2001 - 2026 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Arrow Lake performance hybrid architecture - V1.16",
"DatePublished": "01/13/2026",
"Version": "1.16",
"Legend": ""
},
"Events": [
Expand All @@ -12,8 +12,8 @@
"UMask": "0x01",
"UMaskExt": "0x00",
"EventName": "INST_RETIRED.ANY",
"BriefDescription": "Fixed Counter: Counts the number of instructions retired",
"PublicDescription": "Fixed Counter: Counts the number of instructions retired",
"BriefDescription": "Fixed Counter: Counts the number of instructions retired.",
"PublicDescription": "Fixed Counter: Counts the number of instructions retired.",
"Counter": "Fixed counter 0",
"PEBScounters": "32",
"SampleAfterValue": "2000003",
Expand All @@ -39,8 +39,8 @@
"UMask": "0x02",
"UMaskExt": "0x00",
"EventName": "CPU_CLK_UNHALTED.CORE",
"BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles",
"PublicDescription": "Fixed Counter: Counts the number of unhalted core clock cycles",
"BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.THREAD]",
"PublicDescription": "Fixed Counter: Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.THREAD]",
"Counter": "Fixed counter 1",
"PEBScounters": "33",
"SampleAfterValue": "2000003",
Expand Down Expand Up @@ -93,8 +93,8 @@
"UMask": "0x03",
"UMaskExt": "0x00",
"EventName": "CPU_CLK_UNHALTED.REF_TSC",
"BriefDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles",
"PublicDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles",
"BriefDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles.",
"PublicDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles.",
"Counter": "Fixed counter 2",
"PEBScounters": "34",
"SampleAfterValue": "2000003",
Expand Down
8 changes: 4 additions & 4 deletions ARL/events/arrowlake_lioncove_core.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Arrow Lake performance hybrid architecture - V1.15",
"DatePublished": "11/20/2025",
"Version": "1.15",
"Copyright": "Copyright (c) 2001 - 2026 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Arrow Lake performance hybrid architecture - V1.16",
"DatePublished": "01/13/2026",
"Version": "1.16",
"Legend": ""
},
"Events": [
Expand Down
12 changes: 6 additions & 6 deletions ARL/events/arrowlake_skymont_core.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Arrow Lake performance hybrid architecture - V1.15",
"DatePublished": "11/20/2025",
"Version": "1.15",
"Copyright": "Copyright (c) 2001 - 2026 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Arrow Lake performance hybrid architecture - V1.16",
"DatePublished": "01/13/2026",
"Version": "1.16",
"Legend": ""
},
"Events": [
Expand Down Expand Up @@ -39,8 +39,8 @@
"UMask": "0x02",
"UMaskExt": "0x00",
"EventName": "CPU_CLK_UNHALTED.CORE",
"BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles.",
"PublicDescription": "Fixed Counter: Counts the number of unhalted core clock cycles.",
"BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.THREAD]",
"PublicDescription": "Fixed Counter: Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.THREAD]",
"Counter": "Fixed counter 1",
"PEBScounters": "33",
"SampleAfterValue": "2000003",
Expand Down
8 changes: 4 additions & 4 deletions ARL/events/arrowlake_uncore.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Arrow Lake performance hybrid architecture - V1.15",
"DatePublished": "11/20/2025",
"Version": "1.15",
"Copyright": "Copyright (c) 2001 - 2026 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Arrow Lake performance hybrid architecture - V1.16",
"DatePublished": "01/13/2026",
"Version": "1.16",
"Legend": ""
},
"Events": [
Expand Down
8 changes: 4 additions & 4 deletions ARL/events/arrowlake_uncore_experimental.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
{
"Header": {
"Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Arrow Lake performance hybrid architecture - V1.15",
"DatePublished": "11/20/2025",
"Version": "1.15",
"Copyright": "Copyright (c) 2001 - 2026 Intel Corporation. All rights reserved.",
"Info": "Performance Monitoring Events for Intel(R) Core(TM) processors based on Arrow Lake performance hybrid architecture - V1.16",
"DatePublished": "01/13/2026",
"Version": "1.16",
"Legend": ""
},
"Events": [
Expand Down
Loading