RISC-V Design @ UofT Open Source Society (Jan 2025 – Present)
- Designing and verifying register/control modules in Verilog for a multi-cycle RISC-V processor
Development Team Lead @ Tech Under 20 (Aug 2021 – Jul 2024)
- Led a 9-person dev team, built a custom online judging platform, increased event engagement by 50%
| Project | Description | Stack |
|---|---|---|
| PaiMap | High-performance mapping app w/ O(1) spatial queries | C++ |
| LiveMeet | Real-time AI meeting analyzer | Next.js, Express.js, Groq LLM, Typescript, Tailwind |
| PulsePatrol | FPGA radar system with VGA display | C, C++, Assembly |
| Logic-Gate-Grand-Prix | Two-player FPGA racing game | Verilog |
| Line-Following-Robot | 1st place UofT Robotics Competition | C, Arduino |
