-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathcompile.cfg
More file actions
101 lines (101 loc) · 2.07 KB
/
compile.cfg
File metadata and controls
101 lines (101 loc) · 2.07 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
[View]
Entity=cpu_tb
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\src\register_file.vhd]
Enabled=1
[file:.\src\SRAM_test.asdb]
Enabled=1
[file:.\src\SRAM_test.awc]
Enabled=1
[file:.\src\TestBench\register_file_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\register_file_TB_runtest.do]
Enabled=1
[file:.\src\register_file_test.asdb]
Enabled=1
[file:.\src\register_file_test.awc]
Enabled=1
[file:.\src\TestBench\alu_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\alu_TB_runtest.do]
Enabled=1
[file:.\src\alu_test.asdb]
Enabled=1
[file:.\src\alu_test.awc]
Enabled=1
[file:.\src\control_unit.vhd]
Enabled=1
[file:.\src\cpu.vhd]
Enabled=1
[file:.\src\TestBench\cpu_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\cpu_TB_runtest.do]
Enabled=1
[file:.\graphics\ALU.bde]
Enabled=1
[file:.\graphics\cpu.bde]
Enabled=1
[file:.\graphics\register_file.bde]
Enabled=1
[file:.\src\cpu.bde]
Enabled=1
[file:.\src\graphics.bde]
Enabled=1
[file:.\compile\ALU.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\cpu.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\register_file.vhd]
Generated=TRUE
Enabled=1
[file:.\src\nitial_mem.txt]
Enabled=1
[file:.\src\microcontroller_package.vhd]
Enabled=1
[file:.\src\ram_test_loadfromfile.awc]
Enabled=1
[file:.\src\initial_RAM.txt]
Enabled=1
[file:.\src\memory.vhd]
Enabled=1
[file:.\src\TestBench\memory_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\memory_TB_runtest.do]
Enabled=1
[file:.\src\memory_test.asdb]
Enabled=1
[file:.\src\memory_test.awc]
Enabled=1
[file:.\src\initial_ROM.txt]
Enabled=1
[file:.\src\fetch_LUT.vhd]
Enabled=1
[file:.\src\instruction_fetch_LUT.vhd]
Enabled=1
[file:.\src\TestBench\instruction_fetch_lut_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\instruction_fetch_lut_TB_runtest.do]
Enabled=1
[file:.\src\memory.bde]
Enabled=1
[file:.\src\register_file.bde]
Enabled=1
[file:.\src\OLD-cpu.vhd]
Enabled=1
[file:.\compile\memory.vhd]
Generated=TRUE
Enabled=1
[file:.\src\integration_test.asdb]
Enabled=1
[file:.\src\integration_test.awc]
Enabled=1
[file:.\src\alu.vhd]
Enabled=1